HOME
LOGIN
SITEMAP
CONTACT US
Facebook link
INTRODUCTION
CSDL
Contact us
RESEARCH
Topic & Info
Projects
ADVISOR
MEMBERS
Current member
Alumni
PUBLICATIONS
CLASS
NEWS
Laboratory news
Alumni News
BBS
PHOTOS
LINKS
Home
Login
Introduction
CSDL
Contact us
Research
Topic & Info
Projects
Advisor
Advisor
Members
Current member
Alumni
Publications
Publications
Class
Class
News
Laboratory news
Alumni News
BBS
Photos
Photos
Links
Links
Conference
CAD & SoC Design Laboratory
PUBLICATIONS
INTRODUCTION
RESEARCH
ADVISOR
MEMBERS
PUBLICATIONS
CLASS
NEWS
PHOTOS
LINKS
Conference
Conference
Conference
Journal
Patents
Domestic
전체
2027
2026
2025
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009~2000
1999~
Total 199건
6 페이지
2019
124
Fence-Region-Aware Mixed-Height Standard Cell Legalization
SangGi Do, Mingyu Woo, and Seokhyeong Kang
ACM Great Lakes Symposium on VLSI (GLSVLSI)
LINK
123
Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic
Sunmean Kim, Sung-Yun Lee, Sunghye Park, and Seokhyeong Kang
IEEE International Symposium on Multiple-Valued Logic (ISMVL)
,
2019
Paper
LINK
122
Ternary Logic Synthesis with Modified Quine-McCluskey Algorithm
Sung-Yun Lee, Sunmean Kim, and Seokhyeong Kang
IEEE International Symposium on Multiple-Valued Logic (ISMVL)
,
2019
Paper
LINK
121
Power Delivery Pathfinding for Emerging Die-to-Wafer Integration Technology
Andrew B. Kahng, Seokhyeong Kang, Seungwon Kim, Kambiz Samadi and Bangqi Xu
IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)
,
2019
Slide
LINK
2018
120
Fast Chip-Package-PCB Coanalysis Methodology for Power Integrity of Multi-domain High-Speed Memory: A Case Study
Seungwon Kim, Ki Jin Han, Youngmin Kim, and Seokhyeong Kang
IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE)
,
2018
Slide
LINK
119
Extract LUT Logics from a Downloaded Bitstream Data in FPGA
Kyoungrok Cho, Minyoung Jeong, Eungu Jeong, and Younghwan Kim
International Symposium on Circuits and Systems (ISCAS)
,
2018
LINK
118
An optimal gate design for the synthesis of ternary logic circuits
Sunmean Kim, Taeho Lim and Seokhyeong Kang
23rd Asia and South Pacific Design Automation Conference (ASP-DAC)
,
2018
Paper
Slide
LINK
2017
117
A Preliminary Analysis of Domain Coupling in Package Power Distribution Network
Byoungjin Bae, Seungwon Kim, Youngmin Kim, Seokhyeong Kang, Il Joon Kim, Kwangseok Kim, Sunwon Kang and Ki Jin Han
IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)
,
2017
LINK
116
Census transform-based static caption detection for frame rate up-conversion
Gyujin Bae, Suk-Ju Kang, and Young Hwan Kim
Circuits and Systems (ISCAS), 2017 IEEE International Symposium on, Baltimore, USA
,
May. 28, 2017~May. 31, 2017
LINK
115
Utilization of relieved corners from multi-corner libraries in deterministic static timing analysis
Hyun-jeong Kwon, Young Hwan Kim
VLSI Design, Automation and Test (VLSI-DAT), 2017 International Symposium on, Hsinchu, Taiwan
,
Apr. 24, 2017~Apr. 27, 2017
LINK
114
GRASP based Metaheuristics for Layout Pattern Classification
Mingyu Woo, Seungwon Kim and Seokhyeong Kang
Proc. IEEE/ACM International Conference on Computer-Aided Design
,
2017
, pp. 512-518
Paper
Slide
LINK
113
Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization
Seungwon Kim, SangGi Do and Seokhyeong Kang
Proc. ACM/IEEE Design Automation Conference
,
2017
, pp. 18-2
Paper
Slide
LINK
112
A Novel Ternary Multiplier based on Ternary CMOS Compact Model
Yesung Kang, Jaewoo Kim, Sunmean Kim, Sunhae Shin, E-San Jang, Jae Won Jeong, Kyung Rok Kim and Seokhyeong Kang
Proc. IEEE International Symposium on Multiple-Valued Logic
,
2017
, pp 25-30
LINK
2016
111
Block-based static caption detection using intensity range
Sangho Yoon, Suk-Ju Kang and Young Hwan Kim
Consumer Electronics, 2016 IEEE 5th Global Conference on, Kyoto, Japan
,
Oct. 11, 2016~Oct. 14, 2016
, pp. 1-2
LINK
110
A Novel Approximate Synthesis Flow for the Energy-Efficient FIR filter
Yesung Kang, Jaewoo Kim and Seokhyeong Kang
Proc. IEEE International Conference on Computer Design
,
2016
, pp. 96-102
Paper
LINK
처음
1
페이지
2
페이지
3
페이지
4
페이지
5
페이지
열린
6
페이지
7
페이지
8
페이지
9
페이지
10
페이지
다음
맨끝
게시물 검색
검색대상
제목
내용
제목+내용
회원아이디
회원아이디(코)
글쓴이
글쓴이(코)
검색어
필수
검색
상단으로