| Efficient Glitch Generation Estimation in Logic Systems | |
|---|---|
| Author | M. S. Kim, Y. H. Noh, J.Y. Choi, and Y.H. Kim |
| Journal | International Conference on VLSI and CAD |
| Impact factor | pp. 247-249 |
| Year | Oct. 13~15, 1997 |
| Category | |
| Link |
http://www.dbpia.co.kr/Journal/ArticleDetail/NODE00392874
249회 연결
|
. |
|
Conference
CAD & SoC Design Laboratory
Conference
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.