| Monte Carlo Simulation with Convergences of Mean and Variance for a SoC Design | |
|---|---|
| Author | D. J. Hyun, K. T. Do, and Y. H. Kim |
| Journal | International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC), Korea |
| Impact factor | Vol. 3, pp. 1205-1206 |
| Year | Jul. 8~11, 2007 |
| Category | |
| Link |
http://www.dbpia.co.kr/Journal/PDFView?id=NODE01600157
287회 연결
|
. |
|
Conference
CAD & SoC Design Laboratory
Conference
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.