| Incremental Statistical Static Timing Analysis with Gate Timing Yield Emphasis | |
|---|---|
| Author | J. W. Kim, W. Kim, H. S. Park, and Y. H. Kim |
| Journal | 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2008), Macau, China |
| Impact factor | |
| Year | Nov. 30~Dec. 3, 2008 |
| Category | |
| Link |
http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4746197
376회 연결
|
. |
|
Conference
CAD & SoC Design Laboratory
Conference
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.