Efficient Load Model of Resistive Mesh Structured Power Network > Conference | 포항공대 CSDL

Conference

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Conference

Conference

Efficient Load Model of Resistive Mesh Structured Power Network
Author	J.-W. Kim, and Y. H. Kim
Journal	The 24th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2009), Jeju, Korea
Impact factor
Year	Jul. 5~8, 2009
Category
Link	http://www.dbpia.co.kr/Journal/PDFView?id=NODE01590750 324회 연결
.

검색

목록

이전글Assessment of Using Statistical Leakage Estimation at the Macro Level for VLSI Designs 18.12.27
다음글Full Search Block Matching Algorithm using Pattern-based Sub-sampling for Low Power Hardware Implementation 18.12.27