| High-Performance Gate Sizing with a Signoff Timer | |
|---|---|
| Author | Andrew B. Kahng, Seokhyeong Kang, Hyein Lee, Igor L. Markov and Pankit Thapar |
| Journal | Proc. IEEE/ACM International Conference on Computer-Aided Design |
| Impact factor | pp. 450–457 |
| Year | 2013 |
| Category | |
| Link |
https://ieeexplore.ieee.org/document/6691156
0회 연결
|
Conference
CAD & SoC Design Laboratory
Conference
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.