| Trans-Net: Knowledge-Transferring Analog Circuit Optimizer with a Netlist-Based Circuit Representation | |
|---|---|
| Author | Ho-Jin Lee, Kyeong-Jun Lee, Youngchang Choi, Kyongsu Lee, Seokhyeong Kang and Jae-Yoon Sim |
| Journal | Design, Automation and Test in Europe Conference and Exhibition (DATE) |
| Impact factor | |
| Year | 2024 |
| Category | |
| Link |
https://ieeexplore.ieee.org/document/10546835
435회 연결
|
Conference
CAD & SoC Design Laboratory
Conference
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.