| A New Methodology for Reduced Cost of Resilience | |
|---|---|
| Author | Andrew B. Kahng, Seokhyeong Kang and Jiajia Li |
| Journal | Proc. Great Lakes Symposium on VLSI |
| Impact factor | pp. 157–162 |
| Year | 2014 |
| Category | |
Our submission to GLSVLSI 2014, "A New Methodology for Reduced Cost of Resilience" authored by Andrew B. Kahng, Seokhyeong Kang and Jiajia Li has been accepted. |
|
Conference
CAD & SoC Design Laboratory
Conference
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.