State-Minimisation based Loop Handling for Critical Path Analysis > Journal | 포항공대 CSDL

Journal

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Journal

Journal

State-Minimisation based Loop Handling for Critical Path Analysis
Author	Sang Yeol Han and Young Hwan Kim
Journal	IEE, Electronics Letters
Impact factor	Vol. 32, No. 1, pp. 8-9
Year	Jan. 1996
Category
Link	http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=490694 201회 연결
.

목록

이전글Image Vector Quantization Using a Two-stage Self-Organizing Feature Map 18.12.27
다음글Efficient Analysis of Canonical Piecewise-Linear Resistive Networks 18.12.27