Efficient Analysis of Canonical Piecewise-Linear Resistive Networks > Journal | 포항공대 CSDL

Journal

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Journal

Journal

Efficient Analysis of Canonical Piecewise-Linear Resistive Networks
Author	Y.S. Kwon, J.Y. Cho, J.K. Cho, and Y.H. Kim
Journal	International Journal of Electronics
Impact factor	Vol. 78, No. 2, pp. 333-345
Year	Jun. 1995
Category
.

목록

이전글State-Minimisation based Loop Handling for Critical Path Analysis 18.12.27
다음글An Electrical Characteristics-Based Piecewise-Linear DC Model of the MOSFET 18.12.27