| Post-silicon timing yield enhancement using dual-mode elements | |
|---|---|
| Author | W. Kim, H.S. Park, and Y. H. Kim |
| Journal | IEE Electronics Letters |
| Impact factor | Vol. 45, Issue 16, pp. 827-829 |
| Year | Jul. 2009 |
| Category | |
| Link |
http://ieeexplore.ieee.org/search/srchabstract.jsp?tp=&arnumb…
223회 연결
|
. |
|
Journal
CAD & SoC Design Laboratory
Journal
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.