Efficient co-simulation framework enhancing system-level power estimation for a platform-based SoC design > Journal | 포항공대 CSDL

Journal

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Journal

Journal

Efficient co-simulation framework enhancing system-level power estimation for a platform-based SoC design
Author	J.-H. Lee, S.-Ch. Kim, Y. H. Kim and K. R. Cho
Journal	Microelectronics Journal
Impact factor	Vol. 42, Issue 11, pp. 1290-1298
Year	Nov. 2011
Category
Link	http://www.sciencedirect.com/science/article/pii/S0026269211001893 176회 연결
.

목록

이전글A Simulation Model of 3D Crosstalk Phenomenon on 3D Plasma Display with Active Shutter Glasses 18.12.27
다음글Multi-Histogram-Based Backlight Dimming for Low Power Liquid Crystal Displays 18.12.27