Level Converting Flip-Flops for High-Speed and Low-Power Applications > Journal | 포항공대 CSDL

Journal

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Journal

Journal

Level Converting Flip-Flops for High-Speed and Low-Power Applications
Author	H. S. Park, B. H. Lee, and Y. H. Kim
Journal	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Impact factor	Vol. E89-A, No. 6, pp. 1740-1743
Year	Jun. 2006
Category
Link	http://search.ieice.org/bin/summary.php?id=e89-a_6_1740&categ… 193회 연결
.

목록

이전글An Application Specific Processor-Based Controller for Plasma Display Panels 18.12.27
다음글Clock-Free MTCMOS Flip-Flops with High Speed and Low Power 18.12.27