Clock-Free MTCMOS Flip-Flops with High Speed and Low Power > Journal | 포항공대 CSDL

Journal

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Journal

Journal

Clock-Free MTCMOS Flip-Flops with High Speed and Low Power
Author	B. H. Lee, Y. H. Kim, and K. O. Jeong
Journal	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Impact factor	Vol. E88-A, No. 6, pp. 1416-1424
Year	Jun. 2005
Category
Link	http://search.ieice.org/bin/summary.php?id=e88-a_6_1416&categ… 174회 연결
.

검색

목록

이전글Level Converting Flip-Flops for High-Speed and Low-Power Applications 18.12.27
다음글Power Modeling of Synthesizable Soft Macros 18.12.27