| Synthesizable RTL Macro를 위한 Power 모델링 방법 | |
|---|---|
| Author | 김양효, 도경태, 김영환 |
| Journal | 대한전자공학회 SoC 설계연구회학술발표회논문집 |
| Impact factor | pp. 227-232 |
| Year | May. 15, 2004 |
| Category | |
. |
|
Domestic
CAD & SoC Design Laboratory
Domestic
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.