| Gate-level Timing Verifier의 개발 (II) | |
|---|---|
| Author | 한상열, 김영환 |
| Journal | 과학기술처, 90 특정연구결과발표회, 한국전자통신연구소 |
| Impact factor | |
| Year | Aug. 1991 |
| Category | |
. |
|
Domestic
CAD & SoC Design Laboratory
Domestic
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.