| Power Estimation of the Clock Network at Register Transfer Level | |
|---|---|
| Author | Jung Yun Choi and Young Hwan Kim |
| Journal | 한전자공학회 CAD 및 VLSI 설계연구회학술발표회논문집 |
| Impact factor | pp. 271-275 |
| Year | May. 2002 |
| Category | |
. |
|
Domestic
CAD & SoC Design Laboratory
Domestic
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.