Mixed-Level Timing 검증기 개발 > Domestic | 포항공대 CSDL

Domestic

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Domestic

Domestic

Mixed-Level Timing 검증기 개발
Author	한상열, 김영환
Journal	과학기술처, 91 특정연구발표회
Impact factor
Year	Aug. 1992
Category
.

목록

이전글Gate-level Timing Verifier의 개발 (II) 18.12.27
다음글16 bit x 16 bit 승산기의 설계 trade-offs 18.12.27