| Advanced Black Box Timing Model for Latch-Synchronized IPs | |
|---|---|
| Author | Kyung Tae Do, Haeng Sun Son and Young Hwan Kim |
| Journal | SOC Design Conference |
| Impact factor | |
| Year | Oct. 2002 |
| Category | |
. |
|
Domestic
CAD & SoC Design Laboratory
Domestic
CAD & SoC Design Laboratory
Science Building II (308, 402), 77 Cheongam-Ro. Nam-Gu. Pohang. Gyeongbuk. Korea 37673TEL : +82-54-279-5587 l E-mail : shkang@postech.ac.kr
개인정보취급처리방침 COPYRIGHT ⓒ2018 CSDL. ALL RIGHT RESERVED.