An Energy-efficient Design Time Task Mapping Algorithm for MPSoC > Domestic | 포항공대 CSDL

Domestic

CAD & SoC Design Laboratory

PUBLICATIONS
- INTRODUCTION
- RESEARCH
- ADVISOR
- MEMBERS
- PUBLICATIONS
- CLASS
- NEWS
- PHOTOS
- LINKS
Domestic

Domestic

An Energy-efficient Design Time Task Mapping Algorithm for MPSoC
Author	Yonghee Yun, Eun Ju Hwang, and Young Hwan Kim
Journal	International SoC Design Conference (ISOCC) 2015, Gyeongju, Korea
Impact factor	pp. 37-38
Year	Nov. 2~5, 2015
Category
Link	http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=74016… 253회 연결
.

검색

목록

이전글An Energy Efficient Multi-scale Retinex Algorithm based on the Ratio of Saturated regions 18.12.27
다음글Hybrid gate-level 누설 전류 모델의 gate library characterization에 적합한 error metric 18.12.27